$\qquad$
$\qquad$

## GUJARAT TECHNOLOGICAL UNIVERSITY MCA - SEMESTER-I • EXAMINATION - WINTER - 2017

## Subject Code: 3610004 <br> Subject Name: Fundamental of Computer Organization Time: 10:30 am to 01:00 pm

## Date: 05-01-2018

## Instructions:

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
Q. 1 (a) i) What is a BCD code? What are its advantages and disadvantages? 03
ii) Where does complements are used? Compare 1's complement with 03 2'scomplement.
iii) How many different binary numbers can be stored in a register 01 consisting of six switches?
(b) i) Convert 0.4375 decimal number to equivalent binary number. $\mathbf{0 1}$
ii) Convert 111011.1011 binary number to equivalent decimal number. $\mathbf{0 1}$
iii) $1001.1+1011.01$

01
iv) 11.11-10.111 using 2's compliment method 01
v) $1010 * 101$ 01
vi) $24.1-13.4$ using 9's complement method. $\mathbf{0 1}$
vii) What is mean by two-state device? 01
Q. 2 (a) Simplify the following expressions and draw block diagram of the circuit for $\mathbf{0 7}$ each simplified expression, using AND and OR gate.
i) $\mathrm{AB}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}$
ii) $\mathrm{A}(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\mathrm{A}^{\prime}+\mathrm{B}+\mathrm{C}\right)\left(\mathrm{A}+\mathrm{B}^{\prime}+\mathrm{C}\right)\left(\mathrm{A}+\mathrm{B}+\mathrm{C}^{\prime}\right)$
(b) Explain the block diagram of basic components of digital computer. $\mathbf{0 7}$

OR
(b) Write note on magnetic disk memories. $\mathbf{0 7}$
Q. $3 \quad$ (a) $\quad(\mathrm{X}, \mathrm{Y}, \mathrm{Z}, \mathrm{W})=\Sigma \mathrm{m}(4,6,7,8)+\mathrm{D}(2,5,11,12)$ using K-map 07

1. Find SOP expression
2. Implement this simplified expression using two level AND-to-OR gate networks.
Implement this expression using NAND gates only.
(b) What do you mean by Addressing Techniques? Explain Indirect and Indexed $\mathbf{0 7}$
Addressing techniques with an example
OR
Q. 3 (a) Derive the Boolean algebra expression for gating network that will have output 07 0 only when $\mathrm{X}=1, \mathrm{Y}=1, \mathrm{Z}=1 ; \mathrm{X}=0, \mathrm{Y}=0, \mathrm{Z}=0 ; \mathrm{X}=1, \mathrm{Y}=0, \mathrm{Z}=0$. The output is to be 1 for all other cases.
3. Find POS expression
4. Implement this simplified expression using two level OR-to-AND gate network.
Implement this expression using NOR gates only.
(b) Explain the Concepts of Address Bus, Data Bus and Control Bus, Bus Width. 07
Q. 4 (a) Explain shift register with wave form and circuit diagram. 07
(b) i) Explain full adder using two half adder. $\mathbf{0 4}$
ii) Explain integer representation of binary in digital machines. ..... 03
OR
Q. 4 (a) Design and explain binary counter to count from 0 to 7. ..... 07
(b) Write working and application of multiplexer. ..... 07
Q. 5 (a) Explain various parts of EU in 8086. ..... 07
(b) How to write assembly code for the instruction $\mathrm{C}=\mathrm{A}+\mathrm{B}$ using zero, one and two ..... 07addressing technique.
OR
Q. 5 (a) Draw the block diagram of 8086 and explain queue and segment registers. ..... 07
(b) i) Draw the truth table of AND and XOR gate. ..... 03
ii) State De Morgan's theorems. Explain any one ..... 04
